Verilog logo jobber

I have a requirement for an expert in the Mallet Algorithm to help reduce power consumption by 30% through the development of a Verilog code for an approximate multiplier. Ideal Candidate Should: - Have expertise in the Mallet Algorithm and its implementation. - Possess deep knowledge in power optimization in coding. - Be proficient in running codes on Vivado software. - Have demonstrable experience in power reduction through code optimization. The goal here is not just to write a code, it's to creatively utilize your expertise with the Mallet Algorithm in creating a power-efficient multiplier that will noticeably cut down operation costs.

...opportunity involves the creation of a complex 32-channel logic analyzer using FPGA and providing the appropriate Verilog code. - High-Speed Data Capturing: The system should be capable of clocked data capture at 200MHz or higher. - PC Utility: The project includes the production of a suited PC Utility, specifically designed for Windows. This utility should be meticulously engineered to capture real-time data, save treasured data content, and thoroughly analyze vital capture data. - Protocol Interpretation: Essential to the utility's operation is its smooth understanding of the common protocols including UART, SPI, I2C. The ideal candidate will be proficient in FPGA programming and Verilog, with a sound background in Logic Analyzer systems. In-depth protocol un...

I am in need of a freelancer who is proficient in Verilog FPGA programming, specifically using the Lattice platform. The purpose of the FPGA programming is for signal processing. Requirements: - Proficiency in Verilog FPGA programming - Experience with ICESTUDIO - Experience of Lattice ICE40 - Deep understanding of vga framebuffers and signal processing Skills and Experience: - Strong knowledge of Verilog and FPGA programming - Previous experience with ICESTUDIO - Familiarity with signal processing algorithms and techniques If you have the necessary skills and experience, please submit your proposal.

Hi. Here is the project to review some Verilog code which wont synthesize properly as discussed.

I am looking for an expert in Verilog/Quartus II I will share the details of my task in chat

Vennligst Registrer deg eller Logg inn for å se detaljer.

Project Title: NTT hardware implementation verilog I am looking for a freelancer who can help me with the implementation of a Radix-2 NTT hardware in Verilog. Requirements: - Strong experience in Verilog programming - Knowledge of Radix-2 NTT algorithm - Familiarity with cryptography and encryption techniques The ideal candidate should: - Have experience in FPGA or ASIC technology - Be able to suggest suitable FPGA or ASIC technology for the implementation - Understand the specific requirements of cryptography in the context of NTT implementation This project is focused on the implementation of a Radix-2 NTT hardware for the purpose of cryptography. If you have the necessary skills and experience, please submit your proposal.

I am looking for a freelancer who can assist me with the RTL implementation for my digital circuit design project. Requirements: - Experience in digital circuit design and RTL implementation - Familiarity with Verilog programming language - Ability to work with limited guidance and rough design ideas Skills and Experience: - Proficiency in Verilog programming language - Strong knowledge of digital circuit design and RTL implementation - Ability to interpret and work with rough design ideas - Attention to detail and ability to problem-solve If you have the skills and experience required for this project, please submit your proposal.

I am looking for an experienced Verilog coder to help me design a simple digital circuit. I have a rough idea of what I want the circuit to do, but I am open to suggestions and input from the freelancer. The ideal candidate should have experience in designing digital circuits using Verilog and be able to work with a simple level of complexity.

I am looking for a Verilog programmer who can assist me with designing circuits. Although I have a rough idea of the type of circuit I want, I am open to suggestions and creative input. The ideal candidate should have experience in Verilog programming and be able to design circuits efficiently and accurately. This project does not have a specific timeframe mentioned.

I am looking for someone who is good with verilog and system veriliog who can do the following : The idea of this application is to equifill rectangles in individual rows based on comparing strip heights and program heights. The design should use a decoder. for example : if you have row of height strip 8, it is checking 9, and 10 so it will compare 8 and 9 and then it will compare the minimum of 8 and 9 with 10. A table on page 2 of the attached document explains these comparisons with further examples. But, each time the program should only perform 3 comparisons. The program needs to use 8 clock cycles strictly. It needs to be a design that can be optimized. It needs to fit in the top level module (M216A_TopModule (2).v) that I have attached and it needs to work for all cases in...

using Artix 7 implement Master UFS protocol design for the UFS Host device, Feel free to contact who's have experince on Stroage's(emmc, ufs, nand e.t.c) Skills required : Verilog , VHDL , C

I am looking for a freelance developer to help me with a project involving writing to a LCD 16x2 display on a basys 1 FPGA with an i2c interface (PCF8574A). I would like the programmer to use Verilog, but I don't have experience with FPGA programming and I am open to suggestions for content and/or functionality for the display. If you have experience with FPGA programming and think you are a good fit for this project, I'd love to hear from you!

I am looking for someone who can provide me with an FPGA project in Verilog within a day, which should include the use of peripherals. Here are the details: Specific Peripherals: - UART - SPI - I2C Requirements and Constraints: - No specific requirements or constraints for the FPGA project Target Application: - Any application, such as data processing, signal processing, or control systems Ideal Skills and Experience: - Proficiency in Verilog and FPGA development - Experience with integrating peripherals into FPGA projects - Knowledge of UART, SPI, and I2C protocols If you have a Verilog FPGA project that includes the use of peripherals, please reach out to me. Thank you!

I would like to implement a numerical interpolation in Verilog, more information will be supplied for the candidate

KP4-FEC ENCODER DECODER RS (544,514) including documentation and explanation. Verilog files and simple testbench to prove the run on Quartus II. 514 data symbols per codeword 544 data plus parity symbols per codeword Codeword size = 10 * 544 = 5440 bits Correcting capability up to 15 symbols within a codeword PAM4 modulation

I need a simple Verilog code (that it's not too complex, understandable for a begginer) written in Vivado which will connect camera OV7670 to board Nexys 4DDR and output video on a monitor through the VGA port. I will also need the .xdc completed based on the inputs and outputs used (constraints file) and an explanation for the code. I am looking for someone who can complete this project in 1 - 2 months. Thank you for your help!

I need help with the implementation of SHA 512 on an FPGA platform. I prefer to use the Xilinx platform, and I would like the programming language to be Verilog. I need the project to be completed in 2-3 days. I know this is a short timeline but I'm confident that with the right expert, it can be done. Please let me know if you have any questions or require more information.

Verilog code for a Karatsuba multiplier with parallelism - Desired bit width for the multiplier: 32 bits - Test-bench verification required: Yes - Specific deadline for the project: Within 1 week preferably in 3 days Ideal Skills and Experience: - Proficiency in Verilog coding - Experience in designing and implementing Karatsuba multipliers - Knowledge of parallelism in Verilog - Ability to create and execute test benches for verification - Strong understanding of digital logic and arithmetic operations

I'm looking for an experienced engineer to write a Verilog code that implements the behavior of a single neuron. The input signals required will be 4, so the complexity should be intermediate. As for design constraints or requirements, I don't have any specific ones, but I do have some preferences for the implementation. The activation function should be a sigmoid function. Any other details, to be discussed when you bid.

I am looking for a skilled FPGA designer with experience in Xilinx Zynq7010 EBAZ Verilog to develop a permutation enumeration counter. The counter should have the following functionality and requirements: Functionality: - The counter should be able to increment indefinitely. - The counter shall initialize to the starting position on reset. - The counter shall toggle a minimum number of bits, like Grey Code. Requirements: - The project should be implemented using Verilog for Xilinx Zynq7010 EBAZ board. The Verilog function shall be parameterized PermCtr(K, N) - The counter should be designed to efficiently handle permutation enumeration. - The design should be optimized for performance and resource utilization. - If possible, I would like the counter to only enumerat...

Verilog Homework Project I am looking for a freelancer to help me with my Verilog homework. I need assistance with a specific Verilog task, which could involve designing a circuit, writing testbenches, or debugging existing code. Deadline and Complexity: - Unfortunately, the client did not provide information regarding the deadline or the level of complexity for the Verilog task. Therefore, it is important for interested freelancers to clarify these details with the client before proceeding. Skills and Experience: - Proficiency in Verilog programming language - Experience with designing circuits, writing testbenches, and debugging Verilog code - Strong problem-solving and debugging skills - Attention to detail and ability to follow specificati...

I am in need of an expert with FPGA Verilog/VHDL experience in Xilinx. The project requires advanced programming skills in Verilog/VHDL and must be completed within a week. You should have a Xilinx board to work on this project. Tasks: - Programming in Verilog/VHDL Ideal Skills and Experience: - Expertise in FPGA Verilog/VHDL - Strong knowledge of Xilinx - Advanced programming skills in Verilog/VHDL Deadline: - Within a week

I want to implement the Ethernet connection between FPGA board to PC. The deliverables are as follows - Verilog code to run on a Spartan 6 Board - (xc6slx100) - Simulation time diagrams (more details will be given to the winner) - The code should be able to transmit and receive data at 1000mbs.

Hi I am writing the code for UVM verification environment for the AMBA AHB. I have all the code but facing problems integrating it with errors. It's to be done in vivado or questasim. It's in system verilog language. I need it in 2 days. We could discuss the price based on the difficulty and time you have to give on this.

My experience with deploying Caffe networks on FPGA boards is intermediate. I have prior experience with the Lattice Radiant software so I am ready to use it for this project. My specific task or outcome I want to achieve with this deployment is Image Classification using the ICE40UP5K FPGA with the iCE40 UltraPlus Breakout Board and Lattice Radiant software.

My project is about FPGA programming for control systems. I'm using the Altera Cyclone V board and the preferred programming language is Verilog. This project requires someone with experience in FPGA programming and the design of embedded systems. The programmer should be able to develop design flows for FPGA devices, debug them and modify existing designs for better performance. The knowledge of hardware description languages such as VHDL and Verilog is crucial, as they will be used for implementation and testing of the designs. Additionally, some knowledge of microcontrollers and communication protocols will be required. The right person for this job should have strong problem-solving skills, excellent coding and debugging capabilities, and a deep understanding of hard...

I am in need of an experienced and professional digital circuit designer to undertake a project involving Verilog coding, RTL verification, and FPGA implementation. Specifically, I need the Verilog coding to be at the intermediate level and it must meet specific requirements. The scope of this project is just Verilog coding running though Xilinx Vivado IDE. The successful applicant must have a good understanding of design flows to be implemented in Verilog, including synthesis and simulation techniques, as well as a thorough knowledge of all aspects of Verilog coding and digital circuit design. Experience with RTL verification and FPGA implementation will also be beneficial for this role. Ultimately, I am seeking an individual who is able to accurately an...

I am looking for a skilled ARM embedded freelancer to assi...Purpose of the Embedded System: - Personal project Hardware and Software Requirements: - I have specific requirements Ideal Skills and Experience: • Good grasp of fundamentals in Electronics Engineering, • Knowledge of digital electronics, VLSI, microprocessor architecture is a plus • Interest and experience in digital design and verification • Good understanding of Assembly-level programming, Verilog/VHDL • Proficient in C/C++, and scripting languages - Strong knowledge and experience in ARM microcontroller programming - Proficiency in real-time operating system (RTOS) development - Expertise in embedded system design and implementation - Familiarity with the specific hardware and software req...

I am looking for an experienced Verilog FPGA specialist to develop a reliable and efficient code for me. I do not have a specific functionality in mind, but I do need the code to have a clock frequency of less than 100MHz and fewer than 10 inputs and outputs. I would also like to ensure that the code is reliable and bug-free. If you have the expertise and skill set to deliver a high-quality solution, please contact me. I look forward to hearing from you!

Project Description: Build Pulp Snitch Cluster for Xilinx FPGA Board I am looking for a skilled and experienced developer to build a Pulp Snitch Cluster for my Xilinx FPGA Board. The ideal candidate should have expertise in System Verilog programming and configuration. Requirements: - Create a project, so Pulp Snitch Cluster can be built for Xilinx FPGA Board (Kria 260) using command line - Strong knowledge and experience in System Verilog programming and configuration Skills and Experience: - Expertise in System Verilog programming and configuration - Familiarity with Xilinx FPGA Boards - Familiarity with Xilinx tools (Vivado, etc..)

Project Title: Familiarize with pulp-platform/snitch Description: I'm seeking the one who can make me familiarized with pulp-platform/snitch. As of the output I expect to have : Completed documentation, from which I ...other tools) 2. Have understanding of how to run unit tests for given modules/cores/clusters/whatever 3. Embed custom IP into a snitch cluster; connect it to the axi crossbar, make it configurable by one of the cpu's/external tool 4. Use xilinx simulator for the purpose of unit tests (as a bonus) Note: latest version of the pulp/snitch must be used Skills and Experience: - Experiense with system verilog/ verilator/ system c/ make/ python - Experience with pulp-platform/snitch - Strong understanding of hardware and software integration - Communication and ...

Project Description: I am looking for an experienced FPGA developer to implement a PL UART communication module on a Zynq FPGA. The project requires the following skills and experience: - FPGA development experience, specifically with Zynq FPGAs - Knowledge of UART communication protocols - Proficiency in HDL programming languages such as Verilog or VHDL - Ability to implement custom baud rates for UART communication - Experience with interrupt handling in FPGA designs - Strong understanding of intermediate level communication requirements The main objectives of the project are: - Implementing a PL UART module on a Zynq FPGA - Supporting selectable baud rates for UART communication - Triggering an interrupt after a successful transmission - Ensuring reliable and efficient communi...

I need an experienced programmer to write FPGA test code for an upcomi...using. As this project requires moderate complexity, it is essential that the person I choose has a sound knowledge and understanding of FPGA programming. The code I am looking for is interface testing code for Audio IC (Audio Codac Part No: ADAU1761) with FPGA. Problem Statement:- We have to test the Audio interface of our customized FPGA board(FPGA PART No: XC7K325T-2FFG676I), so we need a VHDL/Verilog code for Audio IN/Out. Means, when we give input from Mic in audio in, same will be transferred to Audio out which we will hear from speaker. If you think you have the qualifications, tools and knowledge necessary to craft the code, please do not hesitate to bid on the project. I look forwa...

I am looking for an expert in Verilog and FPGA development to help with a project involving a UART. The project requires the following: Data Transfer Rate: - The required data transfer rate for the UART is up to 115200 bps. FPGA Board: - The specific FPGA board being used is Xilinx. Functionality: - The desired functionality of the UART is basic data transfer. Ideal Skills and Experience: - Strong knowledge and experience in Verilog and FPGA development. - Familiarity with Xilinx FPGA boards. - Experience in implementing UART functionality. - Understanding of basic data transfer protocols and techniques. If you have the expertise and skills required for this project, please submit your proposal.

The states are Idle state, Authentication state, menu state, withdraw state, deposit state, mini statement state, extra states can be added, if necessary. Moore implementation would be ideal as it is easy to implement, the model should be able to perform contain the following: 1)Withdraw 2)Deposit 3) Mini statement (up to 4 transactions) 4)Block the account for 24hrs if an incorrect pin is entered 3 times It is preferable if the Implementation of the STATES is done in different submodules and overall flow is controlled by the Main module containing the FSM. I/O utilization is recommended to be kept at minimum. Simulation with testbench simulation, Synthesis and Implementation is desired. Assume required power constraints and timing constraints for the model to work. Assume any other speci...

We used one design service comapny for one ASIC project, and they have completed the ASIC design and deliver...one design service comapny for one ASIC project, and they have completed the ASIC design and delivered whole design data with their environment to us. We don't have hands on ASIC design capability in house, we need somebody's help to re-build the design environment, install free window base verilg simulator. The consultant shoud re-build the design environment in our PC using window base free verilog simulator, and generate some vcd file for test house. Also, we need document that describes the design environment. I'm expcting it'll be 1 weeks project by experienced VLSI engineer, and shoud be done on site. we are located in Santa Clara, CA. we need ...

I need a verilog code which will run in Basys 3 board through Vivado software to control 4 different seven segment by different sw"s. For example Input result Sw1=1 0001 Sw1=0 0000 Sw1=1 0001 Sw2=1 0011 Sw3=1 0111 Sw4=1 1111 Thanks It must have the source file and constrain file

I am looking for a skilled professional to design a fast division circuit with a required speed of less than 1 nanosecond. The technology that should be used for the circuit design is Verilog. As for specific requirements or limitations, I am open to suggestions and willing to work with a creative and experienced freelancer who can suggest the best solutions for this project. Ideal skills and experience for the job include proficiency in circuit design, experience in using Verilog, and the ability to work efficiently to meet a tight deadline.

First of all all the requirements on project documentation needed I am looking for a freelancer to help with the implementation of a single-cycle MIPS processor. The ideal candidate should have experience in digital logic design and computer architecture. The project requires the f...client in project documentation. Documentation: - The client requires in-depth analysis with diagrams in the documentation. - The documentation should cover all aspects of the implementation process, including design, testing on ModelSim simulator, and verification. Skills and experience: - Digital logic design - Computer architecture - Experience with MIPS instruction set - Experience with Verilog or HDL -Experience with ModelSim simulator The freelancer will be required to provide regular updates on...

I am looking for an experienced Verilog or VHDL engineer to help me explain and design Number theoretic transform (NTT) which is the most efficient method for multiplying two polynomials of high degree with integer coefficients, using FPGA. The project has specific requirements and I will provide detailed specifications. The desired implementation platform is Xilinx FPGA using Vivado and the deadline for the project is 1-2 weeks. Ideal skills and experience for the job include Verilog or VHDL programming, FPGA design, and NTT knowledge.

Hello! I have 4-5 codes. available online. some of them have verilog and testbench codes. and some doesnot have the testbench. So, I need: I will apply the completed codes in my laptop, and if there is any error help me in fixing them. write the testbench codes if it does not found. helping me in understanding the codes I set 5 dollars for each completed codes (verilog,testbench) thanks

I have 5 verilog codes some of them need to write testbench and the others already have. The tasks: Help me in runing the codes, modifiing them if there is any errors. Write the testbench codes when needed Helps me in understanding the codes. No of coeds 5 I have the free source for the codes

Verilog Simulation and Testbench Modification Project I am looking for a freelancer who can assist me with a Verilog simulation project. Specifically, I need someone who can modify an existing Verilog code to create a basic level testbench. I have two codes: Clock divider, 7segemnt, and I need to apply them Required Skills and Experience: - Strong proficiency in Verilog programming language - Experience with Verilog simulation and testbench design - Familiarity with ModelSim tool or equivalent - Ability to communicate effectively and work collaboratively If you have the necessary skills and experience, please apply for this project.

Simulation and implementation of two players pong game under some constraints in Verilog.

Implementation of a Moore finite state machine with 2 - 4 D-FlipFlops simulating a control system. Design.v and testbench.v needed.

I will implement it in one week

Hello, I need code that turns on an 80% duty cycle when the feedback voltage drops below 1.5 V. I also need the voltage to be displayed on a LCD display. I need it coded in verilog to work with a DE-10 lite board.

Project for a simple security system design in System Verilog code, design and testbench.

I am looking for someone to develop a project that will allow data to be transmitted from my Field Programmable Gate Array (FPGA) to a PC. The connection type that should be used is USB and the language used to communicate must be Verilog. Data that needs to be transmitted is text only. I need a detailed solution that can handle transmission of data in a smooth, consistent manner. It should be able to identify events and their associated data while being reliable and efficient. The hardware and software involved should be thoroughly tested and debugged. The solution should also be documented and include any necessary reports/specifications. The project should be delivered in a timely fashion.