Verilog is a description language used in the field of semiconductor and electronic design. It is also used in analog and mixed-signal circuits. VHDL is a hardware description language used in electronic design automation and integrated circuits. If your business is working with Verilog / VHDL then you can use some freelancer help to ease the workload. Post your Verilog/VHDL job today to connect with such freelancers. Ansett Verilog / VHDL Designers

Filter

Mine tidligere søk
Filtrer etter:
Budsjett
til
til
til
Skriv
Ferdigheter
Språk
    Jobbstatus
    14 jobber funnet, priser i USD

    I want help in learning physical design

    $30 / hr (Avg Bid)
    $30 / hr Snitt bud
    5 bud

    I need you to design a basic processor that performs the basic operations (addition, subtraction, division, multiplication) with the software "Proteus 8.8".

    $26 (Avg Bid)
    $26 Snitt bud
    4 bud

    Requiero que me realizen el diseño de un procesador basico que realize las operaciones aritmeticas basicas (suma,resta,division,multiplicacion) con el software de "Proteus 8.8".

    $27 (Avg Bid)
    $27 Snitt bud
    2 bud

    diseño procesador básico de 8 bits con unidad de control rígida cableada, simulación en programa proteus

    $31 (Avg Bid)
    $31 Snitt bud
    4 bud

    I want to implement on NetFPGA SUME board. I post my pre report below.

    $182 (Avg Bid)
    $182 Snitt bud
    2 bud
    Trophy icon FPGA DDR controller (Verilog) 18 dager left

    The objective of this project is to write a Verilog 100MHz SDRAM DDR controller. The controller shall run on a Lattice LCMXO3L-4300E-6MG121I connected to a Winbond 256MBit 16-bit W9425G6KH. The challenge of this project is to have a synthesizable controller with zero timing errors at DDR 100MHz for 8-word burst writes and reads. Read the [logg inn for å se URL] file in the archive [logg i...

    $250 (Avg Bid)
    $250
    0 bidrag

    FPGA implementation of Fractional Order function using VHDL, by using descrete function and any approximation methods.

    $373 (Avg Bid)
    $373 Snitt bud
    9 bud

    VLSI design for Reed Solomon FEC for 198,194 including documentation and explanation. Verilog files and simple testbench to prove the design. ASIC

    $121 (Avg Bid)
    $121 Snitt bud
    9 bud

    Hey, I have working project in simulation that when I try to run it on board it doesn't work. I need someone with that board or that have familiar board to notice if there is problem with my code.

    $154 (Avg Bid)
    $154 Snitt bud
    3 bud

    This includes the development of vhdl code for PWM generator, PID controller, flux estimator etc. Training would be web based on Skype or webex.

    $179 (Avg Bid)
    $179 Snitt bud
    1 bud

    Implementation of PID controller based FPGA using VHDL.

    $107 (Avg Bid)
    $107 Snitt bud
    18 bud

    I have developed an OFDM waveform in MATLAB and have used the waveform developed to transmit image and text signals separately using USRP and captured the signals over-the-air with an SDR in the Lab. There are two tasks to be done. 1) To decode the captured signals with my code. 2) To modify the code to be able to automatically decode such over-the-air captured signals

    $259 (Avg Bid)
    $259 Snitt bud
    5 bud
    Need FPGA RTL engineer 9 dager left
    VERIFISERT

    Kindly share your availability and rates for a image processing module to be developed in FPGA.

    $18 / hr (Avg Bid)
    $18 / hr Snitt bud
    12 bud

    partial reconfiguration of FPGA, FPGA hardware is needed, three analog sensors needed to integrate, these sensors are programmed partially so that , it can switch the usage without disturbing the rest part from working. I need someone who have work experience in partial reconfiguration. you can message me if you have any questions.

    $115 (Avg Bid)
    $115 Snitt bud
    3 bud