Verilog / VHDL Jobs

Jeg ønsker å ansette Jeg ønsker å arbeide
Om Verilog / VHDL
Verilog is a description language used in the field of semiconductor and electronic design. It is also used in analog and mixed-signal circuits. VHDL is a hardware description language used in electronic design automation and integrated circuits. If your business is working with Verilog / VHDL then you can use some freelancer help to ease the workload. Post your Verilog/VHDL job today to connect with such freelancers. Ansett Verilog / VHDL Designers

Filter

Mine tidligere søk
Filtrer etter:
Budsjett
til
til
til
Skriv
Ferdigheter
Språk
    Jobbstatus
    Bruk filter
    23 jobber funnet, priser i USD
    RISC architecture (MIPS), pipeline hazards, and hazards mitigation techniques 6 dager left

    Project 1 is a non-pipelined MIPS. Project 2 is a pipelined MIPS without the considerations for branch hazard and data forwarding. Project 3 is a pipelined MIPS including branch hazard and data forwarding.

    Assembly C-programmering C++ Programmering Java Verilog / VHDL
    $146 (Avg Bid)
    $146 Snitt bud
    3 bud
    By nå
    SRAM circuit that has a 32 bytes 6 dager left

    Implement an SRAM circuit that has a 32 bytes with its associated decoder and multiplexer. The SRAM memory must have the following properties: 1- Addresses are from 0x8000 to 0x801F. 2- You can read and write one byte at a time. 3- The are special output signals that are required. They are listed in the table below.

    Circuit Design Elektrisk ingeniørvitenskap Materialingeniør Microcontroller Verilog / VHDL
    $191 (Avg Bid)
    $191 Snitt bud
    9 bud
    By nå
    Xilinx Vivado 2019 expert for signal processing of GPS. C++, VHDL programming. -- 2 5 dager left
    VERIFISERT

    The project is to implement a GPS / Galileo signal tracking algorithm into the FPGA side of a Zynq 7020. A first algorithm has been already developed and validiated on Matlab. The scope of this job is Task-1.1 FPGA Design to convert the GNSS tracking algorithms given in C++ by 3D Aerospace for to the FPGA (in VHDL) side of a Zynq-7020 using Vivado 2019.1 (baremetal) Task-1.2 Validation of the V...

    C-programmering C++ Programmering FPGA Matlab and Mathematica Verilog / VHDL
    $21 / hr (Avg Bid)
    $21 / hr Snitt bud
    4 bud
    By nå
    Communication systems expert with skills in Verilog 5 dager left
    VERIFISERT

    Need engineer with experience in MATLAB and VERILOG and can handle the project. More details will be shared over a chat

    Elektrisk ingeniørvitenskap Elektronikk Ingeniørvitenskap Matlab and Mathematica Verilog / VHDL
    $149 (Avg Bid)
    $149 Snitt bud
    9 bud
    By nå
    FPGA based Fingerprint identification and classification 5 dager left

    The broad area regarding the project is related to fingerprint identification and classification using CNN algorithm which is to be implemented using simulink on FPGA board

    FPGA LabVIEW Matlab and Mathematica Microcontroller Verilog / VHDL
    $353 (Avg Bid)
    $353 Snitt bud
    4 bud
    By nå
    ethminer kernel(written vhdl)for xilinx u200 5 dager left
    VERIFISERT

    Project need ethminer kernel(source and binary file) for xilinx u200. I want to program using vhdl/Verilog.

    FPGA Verilog / VHDL
    $2600 (Avg Bid)
    $2600 Snitt bud
    1 bud
    By nå
    Modelling and simulation (Verilog) 5 dager left
    VERIFISERT

    I have done a Verilog module for clock and data recovery using DLL ( this is for simulation purposes only) I used Modelsim for simulation. In the transmitter (Tx), I only have a clock that has a random phase shift and random data both going to an XOR gate. The output is just data out. I also used Manchester coding scheme as a data format. The receiver (Rx) doesn't have a clock, it has to extr...

    Matlab and Mathematica Simulation Verilog / VHDL
    $191 (Avg Bid)
    $191 Snitt bud
    7 bud
    By nå
    ethereum bit stream 5 dager left
    VERIFISERT

    i have fpga vcu/bcu1525 card, vivado lab & miner..so i need just ether bit stream and [logg inn for å se URL] any one understand my project and contact me.

    Elektrisk ingeniørvitenskap FPGA Verilog / VHDL
    $1500 - $3000
    $1500 - $3000
    0 bud
    By nå
    Xilinx Vivado 2019 expert for signal processing of GPS. C++, VHDL programming. 5 dager left
    VERIFISERT

    The project is to implement a GPS / Galileo signal tracking algorithm into the FPGA side of a Zynq 7020. A first algorithm has been already developed and validiated on Matlab. The scope of this job is Task-1.1 FPGA Design to convert the GNSS tracking algorithms given in C++ by 3D Aerospace for to the FPGA (in VHDL) side of a Zynq-7020 using Vivado 2019.1 (baremetal) Task-1.2 Validation of the V...

    C-programmering C++ Programmering FPGA Matlab and Mathematica Verilog / VHDL
    $21 / hr (Avg Bid)
    $21 / hr Snitt bud
    4 bud
    By nå
    FPGA Mining 4 dager left

    FPGA Mining fot Xilinx® Alveo™ U30

    Elektrisk ingeniørvitenskap FPGA LabVIEW Microcontroller Verilog / VHDL
    $126 (Avg Bid)
    $126 Snitt bud
    2 bud
    By nå
    assembler simple project 4 dager left
    VERIFISERT

    assembler simple project contact for more details

    Assembly C-programmering C++ Programmering Verilog / VHDL x86/x64 Assembler
    $121 (Avg Bid)
    $121 Snitt bud
    11 bud
    By nå
    do some circuit analysis and simulation 4 dager left

    it is analog based project required a good knowledge in the cadence or in analog tool that is good

    Circuit Design Elektrisk ingeniørvitenskap Elektronikk Ingeniørvitenskap Verilog / VHDL
    $54 (Avg Bid)
    $54 Snitt bud
    5 bud
    By nå
    device expert 4 dager left
    VERIFISERT

    I am going to add required with Xilinx and Vivado in A BASYS 3 BOARD

    Elektrisk ingeniørvitenskap Elektronikk Ingeniørvitenskap Microcontroller Verilog / VHDL
    $12 / hr (Avg Bid)
    $12 / hr Snitt bud
    2 bud
    By nå
    Signal modulation/digital modelling -- 2 4 dager left

    Hi, I have a project for data modulation and encoding, I did part of it in digital and I need help in analysis and measruments

    Analog / Mixed Signal / Digital Circuit Design Simulation Telekommunikasjonsteknikk Verilog / VHDL
    $141 (Avg Bid)
    $141 Snitt bud
    7 bud
    By nå
    Encoding ,modulation/digital modelling 3 dager left

    Hi, I have a project for inductive coupling coils I have all parameters and I would like to inject some crosstalk (jitter in the time domain) in the transmitter clock only and see the consequences in the Rx side and calculate BER and so on ,..

    Analog / Mixed Signal / Digital Circuit Design Simulation Telekommunikasjonsteknikk Verilog / VHDL
    $256 (Avg Bid)
    $256 Snitt bud
    7 bud
    By nå
    register file design using vhdl 1 dag left

    the assignment is to create a register file design using vhdl language. one has to write usig the attached template.

    C-programmering Elektrisk ingeniørvitenskap FPGA Microcontroller Verilog / VHDL
    $16 (Avg Bid)
    $16 Snitt bud
    5 bud
    By nå
    snake leader game 12 dager left

    use verilog language to make snake and leader game

    Assembly C-programmering FPGA Programvarearkitektur Verilog / VHDL
    $29 (Avg Bid)
    $29 Snitt bud
    8 bud
    By nå
    Eaton PLC Project 10 dager left
    VERIFISERT

    Our customer has a machine controlled by Eaton PLC. Vendor has abandoned the system but the PLC software is installed. Need a PLC programmer experienced with Eaton to work with our programmers to examine and document the code currently installed and then assist our programmers to integrate the PLC system into our application. The system is overseas so work would be done using remote connection

    Elektrisk ingeniørvitenskap Elektronikk Microcontroller PLC & SCADA Verilog / VHDL
    $879 (Avg Bid)
    $879 Snitt bud
    24 bud
    By nå
    Fpga designing -- 2 Avsluttet left

    Hi I need help for my project on FPGA board for implementation of design using Vhdl. Please contact asap.

    Elektrisk ingeniørvitenskap Elektronikk FPGA Verilog / VHDL
    $25 (Avg Bid)
    $25 Snitt bud
    14 bud
    By nå
    PCIe on Xilinx FPGA Avsluttet left
    VERIFISERT

    Need to develop a system that uses PL based logic to implement PCIe bus for communication with PC

    DDR3 (PCIe, board design/fpga) Elektronikk FPGA Microcontroller Verilog / VHDL
    $506 (Avg Bid)
    $506 Snitt bud
    4 bud
    By nå
    embedded STM32 microcontroller project Avsluttet left

    i have a 3 axis machine controlled by stepper motors the stepper motors are controlled by a STM32. i am using the NUCLEO-F746ZG as the board. the embedded controller needs to communicate with a PC application using a USB.

    Elektrisk ingeniørvitenskap Elektronikk Microcontroller Verilog / VHDL
    $26 / hr (Avg Bid)
    $26 / hr Snitt bud
    35 bud
    By nå
    I need help with Verilog assignment Avsluttet left

    I just need help with this Verilog assignment asap

    Elektrisk ingeniørvitenskap Ingeniørvitenskap FPGA LabVIEW Verilog / VHDL
    $32 (Avg Bid)
    $32 Snitt bud
    28 bud
    By nå
    I need a coder Avsluttet left

    I am doing a coding project to get into a program to become a coder using bluej and need help!

    C-programmering C++ Programmering Java Programvarearkitektur Verilog / VHDL
    $130 (Avg Bid)
    $130 Snitt bud
    19 bud
    By nå
    Viser 1 til 23 av 23 bidrag
    Resultater pr. side