Verilog is a description language used in the field of semiconductor and electronic design. It is also used in analog and mixed-signal circuits. VHDL is a hardware description language used in electronic design automation and integrated circuits. If your business is working with Verilog / VHDL then you can use some freelancer help to ease the workload. Post your Verilog/VHDL job today to connect with such freelancers. Ansett Verilog / VHDL Designers

Filter

Mine tidligere søk
Filtrer etter:
Budsjett
til
til
til
Skriv
Ferdigheter
Språk
    Jobbstatus
    17 jobber funnet, priser i USD

    how to detect fever person using microcontroller this project for covid-19

    $166 (Avg Bid)
    $166 Snitt bud
    15 bud

    Using vhdl some simple 16 bit reduced instructions microprocessor simulation in ISE 14.7 ALU and Program counter file will be given by me. You will just arrange instruction and data memory, multiplexers and control unit. You can check instructions in added picture.

    $185 (Avg Bid)
    $185 Snitt bud
    12 bud

    Looking for someone to fully design and develope a stand-alone RFID reader capable of communicating (through TCP/IP over WiFi) with an existing server. This reader should also control an addressable LED strip that will provide visual effects and feedback. Example: Card accepted would produce a specific light pattern while communication lost or invalid card would show other patterns.

    $237 (Avg Bid)
    $237 Snitt bud
    17 bud
    Atmel Project 4 dager left

    Use two potentiometers as analog inputs to AtMega328p and display the voltage value of both potentiometers on LCD. A push button is required to switch between displaying the voltage of the first or the second potentiometers. just atmel coding

    $39 (Avg Bid)
    $39 Snitt bud
    24 bud

    [logg inn for å se URL] name is zaid .iam an electrical engineer.i have aproject. i need [logg inn for å se URL] topic is (image registration of unmanned aerial vehicle ) using correlation(normalized cross correlation) to find overlapping between 2 [logg inn for å se URL] code should be written in fpga(verilog codes .the period is 15 [logg inn for å se URL] its need more t...

    $543 (Avg Bid)
    $543 Snitt bud
    7 bud

    I am looking for experienced FPGA Soc developer on multistream assignment. Please chat for more information.

    $560 (Avg Bid)
    $560 Snitt bud
    14 bud

    On my farm I use an electric fence energiser. This energiser sends a 10,000v pulse along the fence wire every few seconds. I would like a freelancer to design a schematic so that I can build a small device that can read the voltage and amps that is being sent along the wire. I am learning to use particle photon and would like to use this microcontroller for the project. Can use either analog or di...

    $192 (Avg Bid)
    $192 Snitt bud
    14 bud

    need u to code in verilog a game that users can play using up down left right with some sort of scoring system . any good retro simple game up to u , except snakes and ping pong , just confirm with me your choice. for basys3 board , 2018.2 verilog , upto 5 days , less than 60$ only

    $40 (Avg Bid)
    $40 Snitt bud
    3 bud
    $58 Snitt bud
    9 bud

    The assignment is meant as an introduction to digital design flow. You will perform every step of the flow, from creating the test vectors until viewing the created layout. This will help you in creating your own designs for the next assignment. 1. Change the seed of the high-level model of the grain 2. Then compile the program using "make program" (This automatically creates testvecto...

    $188 (Avg Bid)
    $188 Snitt bud
    14 bud
    VLSI expert required 3 dager left
    VERIFISERT

    VLSI expert in pmos and nmos required

    $9 / hr (Avg Bid)
    $9 / hr Snitt bud
    8 bud

    more details will be given in the chat, (implement ECDSA) serious bidder only

    $66 (Avg Bid)
    $66 Snitt bud
    7 bud

    Want to implement two or three techniques for image compressive sensing on FPGA board.

    $450 (Avg Bid)
    $450 Snitt bud
    13 bud
    $561 Snitt bud
    9 bud
    Verilog expert needed 2 dager left
    VERIFISERT

    verilog expert needed to build a FSM.

    $28 (Avg Bid)
    $28 Snitt bud
    12 bud
    circuit diagram on simulink 1 dag left
    VERIFISERT

    No simulation. Just follow block diagram and build it on simulink.

    $17 (Avg Bid)
    $17 Snitt bud
    23 bud

    iam intresting in mips and i try to slve this. can any one help me?

    $13 / hr (Avg Bid)
    $13 / hr Snitt bud
    14 bud