Verilog is a description language used in the field of semiconductor and electronic design. It is also used in analog and mixed-signal circuits. VHDL is a hardware description language used in electronic design automation and integrated circuits. If your business is working with Verilog / VHDL then you can use some freelancer help to ease the workload. Post your Verilog/VHDL job today to connect with such freelancers. Ansett Verilog / VHDL Designers

Filter

Mine tidligere søk
Filtrer etter:
Budsjett
til
til
til
Skriv
Ferdigheter
Språk
    Jobbstatus
    6 jobber funnet, priser i USD

    We are signal processing company based out of Hyderabad. We provide turnkey solutions to challenging requirements in signal processing. We are developing a transmitter with digital modulation schemes with shorter delivery time. We developed all the algorithms required in LabVIEW FPGA. The same have to be ported to VHDL and be integrated before programming the Xilinx V6 FPGA on the transmitter. ...

    $862 (Avg Bid)
    Lokal
    $862 Snitt bud
    7 bud

    AD7147-1 (i2c) i need from expert answer for some questions. * please just make a offer if you have advance knowloagde with these is these is project only for expert which can answer some questions and after if look like you can help to join project. project make spi interface 7147 to eeprom read data and write over to new cap ic

    $22 / hr (Avg Bid)
    $22 / hr Snitt bud
    8 bud

    I have my working model of neural network. I want to develop an accelerator on FPGA and show improvement in power.

    $515 (Avg Bid)
    $515 Snitt bud
    25 bud

    I am looking for engineers who can design an internet connected coin counting machine using commonly available sensors and equipment in India at the lowest possible cost.

    $11 / hr (Avg Bid)
    $11 / hr Snitt bud
    7 bud

    Snake Game : 1.) Should run on Altera DE2 Board or on basy3 . 2.) Should Support VGA. 3.)Needed in a 3 days. skills:- verilog software:vivado i need this project in verilog and not in VHDL

    $78 (Avg Bid)
    $78 Snitt bud
    5 bud
    Task on verilog 3 bit ALU 1 dag left
    VERIFISERT

    Task on verilog 3 bit ALU Deadline 1 day Amount USD 40

    $57 (Avg Bid)
    $57 Snitt bud
    21 bud