comp organization

$10-15 USD

Stengt

Lagt ut

over 2 år siden

$10-15 USD

Betalt ved levering

Using quartus prime lite and modelsim for waveform

Verilog / VHDL

Altera Quartus

Computer Science

Prosjekt-ID: 31824651

Om prosjektet

3 forslag

Eksternt prosjekt

Aktiv 2 år siden

Ønsker du å tjene penger?

E-postadresse

Fordeler med budgivning på Freelancer

Angi budsjettet og tidsrammen

Få betalt for arbeidet ditt

Skisser forslaget ditt

Det er gratis å registrere seg og by på jobber

3 frilansere byr i gjennomsnitt $20 USD for denne jobben

@bipinmandal736

I am a fourth-year student from the Department of Electronics and Electrical Communication Engineering. This is the domain of my interest. I shall be able to do this in a few hours. I have more than 12 months of continuous experience working with Verilog. I am in great touch. You can check if you want. I request you to please consider. Thank you.

$15 USD om 1 dag

5,0

(13 omtaler)

4,3

@senthilps3

Hi I have experienced in Quartus II LPM (mega wizard IP )and VHDL, also I have the prior experience in MIPS processor and its ISA. you can verify my profile for recent projects about MIPS processor. I recently completed the assignment like this. Come into chat for more details thank you

$30 USD om 2 dager