Sense-Amplifier-Based Flip-Flops for Timing in Synchronous Digital Systems
₹1500-12500 INR
Betales ved levering
Sense-Amplifier-Based Flip-Flops for Timing in
Synchronous Digital Systems
Timing elements, latches and flip-flops (FFs, also known as registers) are critical elements of timing schemes in synchronous digital systems. The FF parameters in time domain that have to be optimized include setup time and clock-to-output delay, and the ability to absorb the clock skew. A class of registers featuring desired characteristics uses a sense-amplifier at the input and it is known as Sense-Amplifier-based Flip-Flops (SAFF). A thorough description of SAFF operation, as well as the modifications of the basic SAFF architecture are discussed in [1].
The ENSC853/462 Project involves a design of the improved Sense-Amplifier-Based Flip-Flop [1] in the 0.35 micron CMOS (cmosp35) technology. The schematic diagram of the SAFF is shown in Fig.1.
Project deliverables
1) Design simulated and optimized SAFF circuit (Fig.1) using HSPICE and cmosp35 technology
2) Estimate the circuit performance through analysis of simulation results
3) Design the circuit layout using Cadence Virtuoso, followed by DRC and LVS (this task is optional).
References
[1] B. Nikolic, [url removed, login to view], [url removed, login to view], et. al., "Improved Sense-Amplifier-Based Flip-Flop: Design and Measurements", IEEE Journ. Of Solid-State Circuits, vol. 36, No. 6, June 2000, pp. 876-884
Prosjekt-ID: #6511362
Om prosjektet
3 frilansere byr i gjennomsnitt ₹7407 for denne jobben
Hi, I am professional in this task.I would like to assist you in your projects. Get it done professionally get it done right the 1st time. I am here to make long term relationship. I would like to get all details from Mer